


The TS2901 is offered in SOP-14 and DIP-14 package.

Features **Pin Assignment** ∻ Output voltage compatible with DTL, ECL, TTL, ln 1 (-) 4 ln 1 (+) 5 2 Out 1 MOS and CMOS Logic Levels ∻ Low input bias current -25nA ∻ Low input offset current ±5nA ln 2 (-) Out 2 ∻ Low input offset voltage ±5mV(max) In 2 (+) ∻ Input common mode range to ground level ∻ Differential input voltage range equal to power ln 3 (-) 💾 Out 3 supply voltage In 3 (+) • **Ordering Information** $\ln 4(-) \frac{10}{44}$ $\ln 4(+) \frac{10}{44}$ 14 Out 4 Part No. **Operating Temp.** Package TS2901CD14 DIP-14 -40 ~ +85 °C Pin 3 = Vcc Pin 12 = Gnd TS2901CS14 SOP-14

Schematic (each comparator)





Supply Voltage			Vcc	+36 or ±18			V	
Differential Input Voltage			V _{IDR}	36			V	
			V _{ICR}	-0.3 to 36			v	
Input Common Mode Voltage Range			lin	-0.3 10 30			mA	
Input Current (note 2)			lsc	Continuous		·	IIA	
Output Short Circuit to Ground Output Sink Current (note 1)			Isink			mA		
Power Dissipation @ Ta=25 °C				20			W	
Derate above 25 °C			1/Rθja	8			mW/°C	
			-	-			°C	
Operating Junction Temperature Range			T _J	0 ~ +125			-	
Storage Temperature Range			T _{STG}	-65 ~ +150			°C	
ead Temperature 1.6mm(1/16") from case for 10Sec.			T _{LEAD}			°C		
Electrical Characteristi	CS (V _{CC} =	5V, Ta =25 °C	C; unless otherwise s	pecified.)				
Characteristics	Symbol	Tes	t condition	Min	Тур	Max	Unit	
Input Offset Voltage (note 3)	Vio				2.0	7.0	mV	
Input Offset Current (note 3)	lio				5.0	50	nA	
Input Bias Current (note 3, 4) (output in linear range)	I _{IB}				25	250	nA	
Input Common Mode Voltage Range (note 6)	V _{ICR}			0		V _{CC} -1.5	V	
Voltage Gain	A _{VOL}	R _L ≥15K, Vcc = 15Vdc.		25	100		V/mV	
Large Signal Response Time		Vin = TTL Logic Swing. Vref = 1.4Vdc, VRL = 5Vdc. RL= $5.1K\Omega$			300		nS	
Response Time (note 6)	t _{TLH}	VRL = 5Vdc, RK = 5.1KΩ			1.3		uS	
Output Sink Current	I _{SINK}	Vin-≥1Vdc, Vin+=0Vdc, V _{O-} ≤15 Vdc		6.0	16		mA	
Output Saturation Voltage	V _{OL}	Vin- ≥1Vdc, Vin+=0, I _{SINK} ≤4mA,			250	400	mV	
Output Leakage Current	I _{OL}	Vin-=0V, Vin+≥1Vdc, Vo=5Vdc			0.1		nA	
Input Offset Voltage (note 3)	Vio	T _{LOW} ≤ Ta ≤T _{HIGH}			9.0	15	mV	
Input Offset Current (note 3)	lio	$T_{LOW} \le Ta \le T_{HIGH}$			50	200	nA	
Input Bias Current (note 3, 4) (output in linear range)	I _{IB}	$T_{LOW} \le Ta \le T_{HIGH}$			200	500	nA	
Input Common Mode Voltage Range (note 6)	V _{ICR}	T _{LOW} ≤ T a ≤T _{HIGH}		0		V _{CC} -2.0	V	
Output Saturation Voltage	V _{OL}	Vin- ≥1Vdc, Vin+=0, I _{SINK} ≤4mA, T _{LOW} ≤Ta ≤T _{HIGH}			400	700	mV	
Output Leakage Current	I _{OL}	Vin-=0V, Vin+≥1Vdc, Vo=30V				1.0	nA	
Input Differential Voltage	V _{ID}	All Vin \geq 0Vdc, T _{LOW} \leq Ta \leq T _{HIGH}				V _{CC}	V	
Supply Current	Icc	$R_L = \infty$ (for all comparators)			0.8	2.0	mA	



Electrical Characteristics (Continues)

- Note 1. The maximum output current may be as high as 20mA, independent of the magnitude of V_{CC} Output short circuits to V_{CC} can cause excessive heating and eventual destruction.
- Note 2. This magnitude of input current will only occur if the leads are driven more negative than ground or the negative supply voltage. This is due to the input PNP collector base junction become forward biased, acting as an input clamp diode. There is also a lateral PNP parasitic transistor action which can cause the output voltage of the comparators to go to the V_{CC} voltage level (or ground if overdrive is large) during the time that an input is driven negative. This will not destroy the device when limited to the max rating and normal output states will recover when the inputs become ≥ground or negative supply.
- Note 3. At the output switch point, V₀=1.4Vdc, R_S \leq 100 Ω , 5.0Vdc \leq V_{CC} \leq 30Vdc, with the inputs over the full common-mode range (0Vdc to V_{CC} -1.5Vdc).
- Note 4. The bias current flows out of the inputs due to the PNP input stage. This current is virtually constant, independent of the output state.
- Note 5. The response time specified is for a 100mV input step with 5mV overdrive For larger signals, 300ns is typical.
- Note 6. Positive excursions of input voltage may exceed the power supply level. As long as one of the inputs remain within the common-mode range, the comparator will provide the proper output state.
- Note 7. The comparator will inhibit proper output state if one of the inputs is become greater than V_{CC}, the other input must remain within the common mode range. The low input state must not be less than -0.3volts of ground of minus supply.




Applications Information

This quad comparator feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitive coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation input resistors<10K Ω should be used. The addition of positive feedback (<10 mV) is also recommended.


It is good design practice to ground all unused pins. Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than -0.3V should not be used.

Electrical Characteristics Curve






Circuit Description






SOP-14 Mechanical Drawing




	SOP-14 DIMENSION					
DIM	MILLIM	ETERS	INCHES			
	MIN	MAX	MIN	MAX		
А	8.55	8.75	0.337	0.344		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27 (typ)		0.05 (typ)			
К	0.10	0.25	0.004	0.009		
М	0°	7°	0°	7°		
Р	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

DIP-14 Mechanical Drawing

J





DIP-14 DIMENSION						
DIM	MILLIM	ETERS	INCHES			
	MIN	MAX	MIN	MAX		
А	18.55	19.56	0.730	0.770		
В	6.22	6.48	0.245	0.255		
С	3.18	4.45	0.125	0.135		
D	0.35	0.55	0.019	0.020		
G	2.54 (typ)		0.10 (typ)			
J	0.29	0.31	0.011	0.012		
Κ	3.25	3.35	0.128	0.132		
L	7.75	8.00	0.305	0.315		
М	-	10 [°]	-	10 [°]		